Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74AUP1T58GF
Low-power configurable gate with voltage-level translator
The 74AUP1T58 is a configurable multiple function gate with level translating, Schmitt-trigger inputs. The device can be configured as any of the following logic functions AND, OR, NAND, NOR, XOR, inverter and buffer; using the 3-bit input. All inputs can be connected directly to VCC or GND. Low threshold Schmitt trigger inputs allow these devices to be driven by 1.8 V logic levels in 3.3 V applications.
This device ensures very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Alternatives
Features and benefits
Wide supply voltage range from 2.3 V to 3.6 V
High noise immunity
Low static power consumption; ICC = 1.5 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
PCB Symbol, Footprint and 3D Model
Model Name | 描述 |
---|---|
|
封装
下表中的所有产品型号均已停产 。
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74AUP1T58GF | 74AUP1T58GF,132 (935281365132) |
Obsolete | no package information |
文档 (4)
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74AUP1T58 | Low-power configurable gate with voltage-level translator | Data sheet | 2023-07-26 |
AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
aup1t58 | aup1t58 IBIS model | IBIS model | 2014-12-21 |
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Leaflet | 2019-04-12 |
支持
如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。
模型
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
aup1t58 | aup1t58 IBIS model | IBIS model | 2014-12-21 |
PCB Symbol, Footprint and 3D Model
Model Name | 描述 |
---|---|
|
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.