Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationIP4059CX5
Integrated USB 2.0 and USB OTG ESD protection to IEC 61000-4-2 level 4
The IP4059CX5 is designed to protect several I/O pins of computer interfaces, such as Universal Serial Bus (USB) 2.0, USB On-The-Go (OTG), Ethernet, Digital Visual Interface (DVI) etc. The IP4059CX5 incorporates ultra-low capacity diodes to provide protection to downstream components from ElectroStatic Discharge (ESD) voltages as high as ±8 kV contact discharge according to the IEC 61000-4-2 model.
The device is fabricated using monolithic silicon technology and integrates four ultra-low capacity ESD protection diodes in a 0.5 mm pitch Wafer-Level Chip-Scale Package (WLCSP) measuring 0.96 mm by 1.34 mm only.
Features and benefits
- Pb-free, RoHS compliant and free of halogen and antimony (Dark Green compliant)
- 4 ultra-low input capacity rail-to-rail ESD protection diodes with Cd = 3.0 pF
- Integrated ESD protection withstanding ±8 kV contact discharge and ±15 kV air discharge
- WLCSP with 0.5 mm pitch
Applications
General purpose ElectroMagnetic Interference (EMI) and Radio Frequency Interference (RFI) filtering and downstream ESD protection for USB ports inside:
- Cellular and Personal Communication System (PCS) mobile handsets
- PC peripherals and PCs
- Cordless telephones
- Wireless data and Local Area Network (LAN) systems
- Personal Digital Assistants (PDAs)
- Digital cameras
封装
下表中的所有产品型号均已停产 。
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
IP4059CX5 | IP4059CX5/LF,115 (934058212115) |
Obsolete | no package information | ||||
IP4059CX5/LF,135 (934058212135) |
Obsolete | ||||||
IP4059CX5,115 (934058222115) |
Obsolete | ||||||
IP4059CX5,135 (934058222135) |
Obsolete | ||||||
IP4059CX5/LF/C,115 (934058492115) |
Obsolete | ||||||
IP4059CX5/LF/C,135 (934058492135) |
Obsolete |
环境信息
下表中的所有产品型号均已停产 。
文档 (3)
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
AN10910 | Protecting charger interfaces and typical battery charging topologies with external bypass transistors | Application note | 2021-04-12 |
nexperia_document_leaflet_WLCSP_201803_CHN | WLCSP Chinese Translation | Leaflet | 2018-04-25 |
R_10001 | Guideline for the laser marking layout of WLCSP devices | Report | 2021-01-05 |
支持
如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。
模型
No documents available
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.