![SOT1203](https://assets.nexperia.cn/documents/outline-3d/sot1203_3d.png)
74AVC1T8128
Single dual-supply translating 2-input NOR with enable
The 74AVC1T8128 is a single dual-supply translating 2-input NOR with enable input. It features two data input pins (A, B), one enable input pin (E), one data output pin (Y) and dual-supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A, B and E are referenced to VCC(A) and pin Y is referenced to VCC(B).
The logic equation provided at the Y output is:
- Y = E + A•B
The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In Suspend mode when either VCC(A) or VCC(B) are at GND level, the Y output is in the high-impedance OFF-state.
Features and benefits
Wide supply voltage range:
VCC(A): 0.8 V to 3.6 V
VCC(B): 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
Maximum data rates:
500 Mbit/s (1.8 V to 3.3 V translation)
320 Mbit/s (<1.8 V to 3.3 V translation)
320 Mbit/s (translate to 2.5 V or 1.8 V)
280 Mbit/s (translate to 1.5 V)
240 Mbit/s (translate to 1.2 V)
Suspend mode
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial Power-down mode operation
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 3B exceeds 8000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
参数类型
型号 | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Nr of bits | Power dissipation considerations | Tamb (°C) | Package name |
---|---|---|---|---|---|---|---|---|
74AVC1T8128GS | n.a. | CMOS/LVTTL | ± 12 | 2.4 | 1 | very low | -40~125 | XSON8 |
封装
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74AVC1T8128GS | 74AVC1T8128GSX (935690695115) |
Active | Be |
![]() XSON8 (SOT1203) |
SOT1203 |
REFLOW_BG-BD-1
|
SOT1203_115 |
文档 (11)
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74AVC1T8128 | Single dual-supply translating 2-input NOR with enable | Data sheet | 2024-06-25 |
AN90007 | Pin FMEA for AVC family | Application note | 2018-11-30 |
Nexperia_document_guide_MiniLogic_MicroPak_201808 | MicroPak leadless logic portfolio guide | Brochure | 2018-09-03 |
SOT1203 | 3D model for products with SOT1203 package | Design support | 2023-02-02 |
avc1t8128 | 74AVC1T8128 IBIS model | IBIS model | 2018-10-03 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
XSON8_SOT1203_mk | plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body | Marcom graphics | 2019-02-04 |
SOT1203 | plastic, leadless extremely thin small outline package; 8 terminals; 0.35 mm pitch; 1.35 mm x 1 mm x 0.35 mm body | Package information | 2022-06-03 |
REFLOW_BG-BD-1 | Reflow soldering profile | Reflow soldering | 2021-04-06 |
Nexperia_Selection_guide_2023 | Nexperia Selection Guide 2023 | Selection guide | 2023-05-10 |
MAR_SOT1203 | MAR_SOT1203 Topmark | Top marking | 2013-06-03 |
支持
如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。
Ordering, pricing & availability
样品
作为 Nexperia 的客户,您可以通过我们的销售机构订购样品。
如果您没有 Nexperia 的直接账户,我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表。