![](/.resources/nexperia-theme/images/no-image_nexperia.jpg)
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74HC160D
Presettable synchronous BCD decade counter; asynchronous reset
The 74HC/HCT160 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT160 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four outputs of the flip-flops (Q0 to Q3) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q0. This pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:
fmax= (1) / (tP (max)( CP to TC) + tSU(CEP to CP) )
Features and benefits
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Asynchronous reset
Output capability: standard
ICC category: MSI
Applications
Television sets
Home-sound sets
Multimedia systems
All mains fed audio systems
Car audio (boosters).
PCB Symbol, Footprint and 3D Model
Model Name | 描述 |
---|---|
|
封装
下表中的所有产品型号均已停产 。
型号 | 可订购的器件编号,(订购码(12NC)) | 状态 | 标示 | 封装 | 外形图 | 回流焊/波峰焊 | 包装 |
---|---|---|---|---|---|---|---|
74HC160D | 74HC160D,652 (933714510652) |
Obsolete | no package information | ||||
74HC160D,653 (933714510653) |
Obsolete |
文档 (3)
文件名称 | 标题 | 类型 | 日期 |
---|---|---|---|
74HC160 | Presettable synchronous BCD decade counter; asynchronous reset | Data sheet | 2019-03-29 |
AN11044 | Pin FMEA 74HC/74HCT family | Application note | 2019-01-09 |
HCT_USER_GUIDE | HC/T User Guide | User manual | 1997-10-31 |
支持
如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。
模型
No documents available
PCB Symbol, Footprint and 3D Model
Model Name | 描述 |
---|---|
|
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.