双极性晶体管

二极管

ESD保护、TVS、滤波和信号调节ESD保护

MOSFET

氮化镓场效应晶体管(GaN FET)

绝缘栅双极晶体管(IGBTs)

模拟和逻辑IC

汽车应用认证产品(AEC-Q100/Q101)

74LVC1G11GN

Single 3-input AND gate

The 74LVC1G11 is a single 3-input AND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features and benefits

  • Wide supply voltage range from 1.65 V to 5.5 V

  • Overvoltage tolerant inputs to 5.5 V

  • High noise immunity

  • ±24 mA output drive (VCC = 3.0 V)

  • CMOS low power dissipation

  • Direct interface with TTL levels

  • IOFF circuitry provides partial Power-down mode operation

  • Latch-up performance exceeds 250 mA

  • Complies with JEDEC standard:

    • JESD8-7 (1.65 V to 1.95 V)

    • JESD8-5 (2.3 V to 2.7 V)

    • JESD8C (2.7 V to 3.6 V)

    • JESD36 (4.5 V to 5.5 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

  • Multiple package options

  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

参数类型

型号 VCC (V) Logic switching levels Output drive capability (mA) tpd (ns) fmax (MHz) Nr of bits Power dissipation considerations Tamb (°C) Rth(j-a) (K/W) Ψth(j-top) (K/W) Rth(j-c) (K/W) Package name
74LVC1G11GN 1.65 - 5.5 CMOS/LVTTL ± 32 2.6 175 1 low -40~125 354 26.4 219 XSON6

PCB Symbol, Footprint and 3D Model

Model Name 描述

封装

型号 可订购的器件编号,(订购码(12NC)) 状态 标示 封装 外形图 回流焊/波峰焊 包装
74LVC1G11GN 74LVC1G11GN,132
(935291776132)
Active VU SOT1115
XSON6
(SOT1115)
SOT1115 REFLOW_BG-BD-1
SOT1115_132

环境信息

型号 可订购的器件编号 化学成分 RoHS RHF指示符
74LVC1G11GN 74LVC1G11GN,132 74LVC1G11GN rohs rhf rhf
品质及可靠性免责声明

文档 (11)

文件名称 标题 类型 日期
74LVC1G11 Single 3-input AND gate Data sheet 2023-08-15
Nexperia_document_guide_MiniLogic_MicroPak_201808 MicroPak leadless logic portfolio guide Brochure 2018-09-03
SOT1115 3D model for products with SOT1115 package Design support 2023-02-02
lvc1g11 74LVC1G11 IBIS model IBIS model 2015-09-06
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
XSON6_SOT1115_mk plastic, extremely thin small outline package; 6 terminals; 0.55 mm pitch; 0.9 mm x 1 mm x 0.35 mm body Marcom graphics 2017-01-28
SOT1115 plastic, leadless extremely thin small outline package; 6 terminals; 0.3 mm pitch; 0.9 mm x 1 mm x 0.35 mm body Package information 2022-05-27
SOT1115_132 XSON6; Reel pack for SMD, 7''; Q3/T4 product orientation Packing information 2020-04-21
74LVC1G11GN_Nexperia_Product_Reliability 74LVC1G11GN Nexperia Product Reliability Quality document 2024-06-16
REFLOW_BG-BD-1 Reflow soldering profile Reflow soldering 2021-04-06
MAR_SOT1115 MAR_SOT1115 Topmark Top marking 2013-06-03

支持

如果您需要设计/技术支持,请告知我们并填写 应答表 我们会尽快回复您。

模型

文件名称 标题 类型 日期
lvc1g11 74LVC1G11 IBIS model IBIS model 2015-09-06
SOT1115 3D model for products with SOT1115 package Design support 2023-02-02

PCB Symbol, Footprint and 3D Model

Model Name 描述

订购、定价与供货

型号 Orderable part number Ordering code (12NC) 状态 包装 Packing Quantity 在线购买
74LVC1G11GN 74LVC1G11GN,132 935291776132 Active SOT1115_132 5,000 订单产品

样品

作为 Nexperia 的客户,您可以通过我们的销售机构订购样品。

如果您没有 Nexperia 的直接账户,我们的全球和地区分销商网络可为您提供 Nexperia 样品支持。查看官方经销商列表

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

可订购部件

型号 可订购的器件编号 订购代码(12NC) 封装 从经销商处购买
74LVC1G11GN 74LVC1G11GN,132 935291776132 SOT1115 订单产品