双极性晶体管

二极管

ESD保护、TVS、滤波和信号调节ESD保护

MOSFET

氮化镓场效应晶体管(GaN FET)

绝缘栅双极晶体管(IGBTs)

模拟和逻辑IC

汽车应用认证产品(AEC-Q100/Q101)

74LVT16500ADGG

3.3 V 18-bit universal bus transceiver; 3-state

The 74LVT16500A is a high-performance BiCMOS product designed for VCC operation at 3.3 V.

This device is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CPAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The output enables are complimentary (OEAB is active HIGH, and OEBA is active LOW).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

此产品已停产

Alternatives

Features and benefits

  • 18-bit bidirectional bus interface
  • 3-state buffers
  • Output capability: +64 mA and -32 mA
  • TTL input and output switching levels
  • Input and output interface capability to systems at 5 V supply
  • Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
  • Live insertion/extraction permitted
  • Power-up reset
  • Power-up 3-state
  • No bus current loading when output is tied to 5 V bus
  • Negative edge-triggered clock inputs
  • Latch-up protection:
    • JESD78: exceeds 500 mA
  • ESD protection:
    • MIL STD 883 Method 3015: exceeds 2000 V
    • CDM JESD22-C101-C exceeds 1000 V

Applications

参数类型

型号 Package name
74LVT16500ADGG TSSOP56

封装

下表中的所有产品型号均已停产 。

型号 可订购的器件编号，（订购码(12NC)） 状态 标示 封装 外形图 回流焊/波峰焊 包装
74LVT16500ADGG 74LVT16500ADGG,112
(935203020112)		 Obsolete LVT16500A Standard Procedure Standard Procedure SOT364-1
TSSOP56
(SOT364-1) 		SOT364-1 SSOP-TSSOP-VSO-WAVE
暂无信息
74LVT16500ADGG,118
(935203020118)		 Obsolete LVT16500A Standard Procedure Standard Procedure SOT364-1_118
74LVT16500ADGGS
(935203020512)		 Obsolete LVT16500A Standard Procedure Standard Procedure 暂无信息
74LVT16500ADGGY
(935203020518)		 Obsolete LVT16500A Standard Procedure Standard Procedure 暂无信息

环境信息

下表中的所有产品型号均已停产 。

型号 可订购的器件编号 化学成分 RoHS RHF指示符
74LVT16500ADGG 74LVT16500ADGG,112 74LVT16500ADGG rohs rhf rhf
74LVT16500ADGG 74LVT16500ADGG,118 74LVT16500ADGG rohs rhf rhf
74LVT16500ADGG 74LVT16500ADGGS 74LVT16500ADGG rohs rhf rhf
74LVT16500ADGG 74LVT16500ADGGY 74LVT16500ADGG rohs rhf rhf
品质及可靠性免责声明

Series

文档 (7)

文件名称 标题 类型 日期
74LVT16500A 3.3 V 18-bit universal bus transceiver; 3-state Data sheet 2006-05-28
SOT364-1 3D model for products with SOT364-1 package Design support 2020-01-22
lvt16500a lvt16500a IBIS model IBIS model 2013-04-09
Nexperia_package_poster Nexperia package poster Leaflet 2020-05-15
SOT364-1 plastic, thin shrink small outline package; 56 leads; 0.5 mm pitch; 14 mm x 6.1 mm x 1.2 mm body Package information 2022-06-23
lvt16 lvt16 Spice model SPICE model 2013-05-07
SSOP-TSSOP-VSO-WAVE Footprint for wave soldering Wave soldering 2009-10-08

支持

如果您需要设计/技术支持，请告知我们并填写 应答表 我们会尽快回复您。

模型

文件名称 标题 类型 日期
lvt16500a lvt16500a IBIS model IBIS model 2013-04-09
lvt16 lvt16 Spice model SPICE model 2013-05-07
SOT364-1 3D model for products with SOT364-1 package Design support 2020-01-22

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

交互式数据手册