Orderable parts
| Type number | Orderable part number | Ordering code (12NC) | Package | Buy from distributors |
|---|---|---|---|---|
| 74LVC16373ADGV | 74LVC16373ADGVJ | 935690784118 | SOT480-1 | Order product |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74LVC16373ADGV
16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs. The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The devices feature two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When nLE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.
Alternatives
Features and benefits
Overvoltage tolerant inputs to 5.5 V
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power dissipation
MULTIBYTE flow-through standard pinout architecture
Multiple low inductance supply pins for minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH16373A only)
IOFF circuitry provides partial Power-down mode operation
- Complies with JEDEC standards:
- JESD8-7A (1.65 V to 1.95 V)
- JESD8-5A (2.3 V to 2.7 V)
- JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Parametrics
| Type number | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Power dissipation considerations | Tamb (°C) | Package name |
|---|---|---|---|---|---|---|---|
| 74LVC16373ADGV | 1.2 - 3.6 | TTL | ± 24 | 3.0 | low | -40~125 | TVSOP48 |
PCB Symbol, Footprint and 3D Model
| Model Name | Description |
|---|---|
|
|
Package
| Type number | Orderable part number, (Ordering code (12NC)) | Status | Marking | Package | Package information | Reflow-/Wave soldering | Packing |
|---|---|---|---|---|---|---|---|
| 74LVC16373ADGV | 74LVC16373ADGVJ (935690784118) |
Active | 74LVC16373A |
TVSOP48 (SOT480-1) |
SOT480-1 | SOT480-1_118 |
Environmental information
| Type number | Orderable part number | Chemical content | RoHS | RHF-indicator |
|---|---|---|---|---|
| 74LVC16373ADGV | 74LVC16373ADGVJ | 74LVC16373ADGV |
|
|
Series
Documentation (10)
| File name | Title | Type | Date |
|---|---|---|---|
| 74LVC_LVCH16373A | 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state | Data sheet | 2024-04-23 |
| AN11009 | Pin FMEA for LVC family | Application note | 2019-01-09 |
| SOT480-1 | 3D model for products with SOT480-1 package | Design support | 2020-01-22 |
| lvc16373a | 74LVC16373A IBIS model | IBIS model | 2013-04-08 |
| Nexperia_document_leaflet_Logic_TVSOP48_16bitPortfolio_201903 | Smaller-footprint 16-bit logic with advanced features | Leaflet | 2019-03-29 |
| Nexperia_document_leaflet_Logic_TVSOP48_16bitPortfolio_201903 | Smaller-footprint 16-bit logic with advanced features | Leaflet | 2019-03-29 |
| Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
| SOT480-1 | plastic, thin shrink small outline package; 48 leads; 0.4 mm pitch; 9.7 mm x 4.4 mm x 1.1 mm body | Package information | 2022-06-22 |
| SOT480-1_118 | TVSOP48; Reel pack for SMD, 13"; Q1/T1 product orientation | Packing information | 2022-12-21 |
| 74LVC16373ADGV_Nexperia_Product_Reliability | 74LVC16373ADGV Nexperia Product Reliability | Quality document | 2024-06-16 |
Support
If you are in need of design/technical support, let us know and fill in the answer form we'll get back to you shortly.
PCB Symbol, Footprint and 3D Model
| Model Name | Description |
|---|---|
|
|
Ordering, pricing & availability
| Type number | Orderable part number | Ordering code (12NC) | Status | Packing | Packing Quantity | Buy online |
|---|---|---|---|---|---|---|
| 74LVC16373ADGV | 74LVC16373ADGVJ | 935690784118 | Active | SOT480-1_118 | 2,500 | Order product |
Sample
As a Nexperia customer you can order samples via our sales organization.
If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples. Check out the list of official distributors.
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.
74LVC16373ADGV
16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
Buy from Nexperia
| SKU | Stock* | MOQ | Price per unit | Quantity |
|---|